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SAMPLING SWITCH HAVING AN
INDEPENDENT "ON" IMPEDANCE

of circuit 10 of FIG. l(a), V GS is equal to the difference
between the "on" peak voltage of the pulse of sample
signal <P 1 , or VDD, and the input signal VIN.
Moreover, VTH also functionally corresponds with VIN by
means of source bulk voltage ("VSB"). VTH may be math
ematically represented by the following formula:

FIELD OF THE INVENTION
The present invention relates to a sample and hold circuit,
generally, and more particularly, to a sampling switch hav
ing an "on" impedance independent of the input signal to be
sampled.

5

where VTHo is an initial threshold voltage constant, y is a
body effect parameter and <pfis a quasi-Fermi potential
of transistor M a .
A commercial drive exists for reducing power consump
Given the hereinabove mathematical expressions, the
tion in electronic devices. In support of this effort, industry
"on" resistance, RON' is therefore a non-linear function of
has attempted to exploit digital signal processing techniques
to minimize the usage of high power consuming analog 15 input signal VIN. Signal distortion is a natural byproduct of
the mathematical relationship of RON with input signal V IN,
componentry. Digital processing necessitates the conversion
generally, and more particularly if the voltage levels of VIN
of continuous analog signals into a digital data format using
change rapidly. Thus, efforts to lower signal distortion have
an analog-to-digital converter ("ADC").
focused on reducing the value of RON' as well as its
ADCs convert analog signals into discrete digital data by
performing a series of functional steps. These process steps 20 dependence on the input signal VIN.
Several solutions have been proposed to reduce the
include sampling, holding, quantizing and encoding.
dependence of RON on input signal VIN. Each of these
Though unique, these four steps need not be performed as
approaches, however, have particular shortcomings. These
independent operations. It is known, for example, to perform
limitations include raising additional non-linearities, as well
the sample and hold functions simultaneously using a single
25 as failing to eliminate the dependent relationship between
circuit.
VTH on input signal VIN and thus RON with input signal V IN,
Referring to FIGS. l(a) and l(b), a known circuit 10 for
irrespective of whether the frequency of the sample signal is
sampling and holding an analog signal, V IN, is shown.
or is not much greater than VIN.
Sample and hold circuit 10 comprises a metal oxide semi
As such, there is a need to provide a sampling device
conductor ("MOS") type transistor M a having a source for
30 having a switch with a gate source voltage, and, thus, an
receiving the continuous analog signal, VIN. Further, the
"on" impedance, RON' that is independent of the input signal
gate of transistor M a receives a sample signal, <P a' which
being sampled. Likewise, there also exists a demand for a
comprises a series of pulses. Each pulse of sample signal,
sampling device having a switch with a threshold voltage,
<P a' has a width, "t, and a sampling periodicity Ts ' As
and, hence, an "on" impedance, RON' independent of the
illustrated in FIG. l(b), at the intervals when a sampling
35 input signal being sampled. Moreover, there is a need for a
pulse of sample signal, <P a' is received by the gate of
sampling device with a switch having an "on" impedance,
transistor M a , a segmented portion corresponding with the
RON' independent of the input signal being sampled which
pulse width, "t, of the pulse and the relative height of the
does not raise additional non-linearities, irrespective of
continuous analog signal, V IN, is captured as a sample.
whether the frequency of the sample signal is or is not much
Thereafter, the sample is transferred to a capacitor, Cm for
40 greater than that of the input signal.
interim storage. The held samples are represented by V OUT'
One problem with ADCs, particularly when realized in
SUMMARY OF THE INVENTION
MOS technology, is the linearity of the impedance of the
A sampling device provides for sampling an input signal
sampling switches. As in the circuit of FIG. l(a)
in response to a sample signal is disclosed. The sampling
hereinabove, the MOS transistor M a is turned on and off by
device comprises a sampling transistor for creating samples
the sample signal, <Pm to produce the samples found in 45
of the input signal in response to the sample signal. The
V OUT' However, a relationship exists between the inherent
sampling transistor has a gate to source voltage, a threshold
impedance of the switch of circuit 10 and the input signal,
voltage, and an "on" impedance corresponding with the
VIN. Upon receiving a sampling pulse of sample signal, <Pm
difference between the gate to source voltage and the thresh
the impedance of the switch of circuit 10 is a function of the
50 old voltage. Moreover, the sampling device comprises a
difference between the gate to source voltage ("VGS") of
control device for controlling the sampling transistor by
transistor Ma and the threshold voltage ("VTEl') of transistor
generating a control signal in response to the sample signal.
M a for the duration of pulse width, "to The impedance of the
The control device comprises a bootstrap reference voltage
switch of circuit 10, while a sampling pulse is received by
source for providing a reference voltage in response to the
,
transistor M a is also referred to as RON' and may be
sample signal, as well as a control circuit for generating a
mathematically represented by the following formula:
55
control circuit voltage in response to the sample signal. The
control circuit voltage comprises the sum of the input signal
and the threshold voltage, while the control signal comprises
the sum of control circuit voltage and the reference voltage.
60 By this arrangement, the gate to source voltage of the
sampling transistor comprises the difference between the
control signal and the input signal.
where fAn is the electron mobility, Cox is the capacitance of
In a further embodiment of the present invention, the
the gate oxide, W is the width and L is the length of the
channel of transistor M a , assuming the drain to source
control circuit provides an operational amplifier for gener
voltage ("VDS") of transistor M a to be inconsequential 65 ating a node output in response to receiving the input signal
and the applicability of square law behavior. As may be
and a feedback loop as inputs. The control circuit also
comprises a control MOS transistor. The control MOS
viewed by the above mathematical expression in view
BACKGROUND OF THE INVENTION
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piing device for sampling the analog input signal and
transistor has a gate coupled with the node output, a drain
creating output samples. The sampling device comprises a
coupled with a supply voltage, such as the reference voltage
sampling transistor for creating samples of the input signal
for example, and a source coupled with the feedback loop.
in response to the sample signal. The sampling transistor
In yet another embodiment of the present invention, the
control circuit provides a fixed current source. The fixed 5 comprises a gate to source voltage, a threshold voltage, and
an on impedance corresponding with the difference between
current source is coupled with the source of the control MOS
the gate to source voltage and the threshold voltage. The
transistor and the feedback loop. By this arrangement, the
sampling device comprises a control device for controlling
feedback loop comprises the input signal.
the sampling transistor by generating a control signal in
In still another embodiment of the present invention, a
sampling device is provided for sampling an input signal. 10 response to the sample signal. The control device comprises
a bootstrap reference voltage source for providing a refer
The sampling device comprises a sampling switch for cre
ence voltage in response to the sample signal, and a control
ating samples of the input signal. The sampling switch has
a turn "on" voltage and an impedance. Further, the sampling
circuit for generating a control circuit voltage in response to
device comprises a control device for generating a control
the sample signal. By design, the control circuit voltage
signal to control the sampling switch. The control device 15 comprises the sum of the input signal and the threshold
comprises a reference voltage source for generating a ref
voltage, the control signal comprises the sum of control
erence voltage, and a control switch for generating a control
circuit voltage and the reference voltage, and the gate to
switch voltage. The control switch voltage comprises the
source voltage comprises the difference between the control
sum of the input signal and the turn on voltage. Moreover,
signal and the input signal. Moreover, the analog to digital
the control signal comprises the sum of the control switch 20 converter further includes a holding device for holding the
voltage and the reference voltage.
output samples, a quantizing device for quantizing the
In yet still another embodiment of the present invention,
output samples, and an encoding device for encoding the
the control switch comprises an operational amplifier for
quantized output samples.
generating the control switch voltage. The operational
One advantage of the present invention is to provide a
amplifier receives the input signal and a feedback loop as 25 sampling device having a switch having a gate source
inputs. The control switch also comprises a second transistor
voltage, and, thus, an "on" impedance, RON' that is inde
having an input terminal for receiving the control switch
pendent of the input signal.
voltage, a first output terminal coupled to a supply voltage,
Another advantage of the present invention is to provide
such as the reference voltage for example, and a second
a sampling device with a switch having threshold voltage,
output terminal coupled with the feedback loop.
30 and, thus, an "on" impedance independent of the input
In another embodiment of the present invention, the
signal.
second output terminal of the second transistor in the control
Moreover, a further advantage of the present invention is
switch is coupled with a current source such that the
to provide a sampling device having a switch with an "on"
feedback loop comprises the input signal.
impedance independent of the input signal which does not
In another embodiment of the present invention, a method 35 raise additional non-linearities, irrespective of whether the
is provided of making an "on" impedance of a sampling
frequency of the sample signal is or is not much greater than
switch independent of an input signal. The sampling switch
the input signal.
receives a gate to source voltage, a threshold voltage, and
Other embodiment and advantages will become apparent
has an on impedance corresponding with the difference
to those skilled in the art from the following detailed
between the gate to source voltage and the threshold voltage. 40 description read in conjunction with the appended claims
The method comprises the steps of providing a reference
and the drawings attached hereto.
voltage in response to the sample signal, and generating a
BRIEF DESCRIPTION OF THE DRAWINGS
control signal in response to the sample signal to control the
sampling switch. The step of generating a control signal
The present invention will be better understood from
comprises the steps of summing the input signal and the 45 reading the following description of non-limiting
threshold voltage to generate a control circuit voltage in
embodiments, with reference to the attached drawings,
response to the sample signal, summing the control circuit
wherein below:
voltage and the reference voltage to generate the control
FIGS. lea) and l(b) illustrate a known sampling switch
signal, and differentiating the control signal from the input
and a timing diagram;
signal to generate the gate to source voltage.
FIG. 2 illustrates a block diagram of an embodiment of
50
In another embodiment of the present invention, the step
the present invention;
of summing the input signal and the threshold voltage to
FIGS. 3(a) and 3(b) illustrate a circuit diagram and a
generate a control circuit voltage comprises the steps of
timing diagram of another embodiment of the present inven
receiving the input signal and a feedback loop as inputs to
tion; and
an operational amplifier, receiving an operational amplifier 55
FIG. 4 illustrates a flow chart of another embodiment of
output at a gate of a control transistor, coupling a drain of the
the present invention.
control transistor with a supply voltage, such as the refer
It should be emphasized that the drawings of the instant
ence voltage for example, and coupling a source of the
application are not to scale but are merely schematic repre
control transistor with the feedback loop of the operational
sentations and are not intended to portray the specific
amplifier.
60 parameters or the structural details of the invention, which
In another embodiment of the present invention, the step
can be determined by one of skill in the art by examination
of coupling a source of the control transistor comprises the
of the information herein.
step of coupling a current source with the source of the
DETAILED DESCRIPTION OF THE PRESENT
control transistor such that the feedback loop comprises the
INVENTION
input signal.
65
Referring to FIG. 2, a block diagram of a sampling device
In another embodiment of the present invention, an ana
20 having an "on" impedance independent of an input signal
log to digital converter is provided which employs a sam
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is illustrated according to a first embodiment of the present
impedance between the input and first output terminal of the
invention. Sampling device 20 comprises a sampling switch
transistor is a function of the difference in voltage between
25 for creating samples, V OUT' of an input signal, V IN , and
control signal, Wes' and input signal, V IN, and is determined
a device for holding each sample, such as a capacitor, C s '
by performing a circuit analysis. This impedance during the
The samples created of input signal, V IN , are generated in 5 pulse train <P Son of sample signal, <Ps, given the voltage level
response to a control signal, W es ' Control signal, Wes' is
of control signal, Wes' is thereby independent of the input
generated by a control device 30 for controlling sampling
signal, VIN.
switch 25, and is derived from a sample signal, <Ps .
The hereinabove realization is made more clear by rec
ognizing that the impedance of the transistor is mathemati
Sample signal, <P s , comprises at least two pulse trains
<P Son and <PSoff When pulse train <PSon is received, control 10 cally dependent on the difference between the input and first
output terminal of the transistor, or, for example, the differ
signal, Wes' enables the sampling switch 25 to capture
ence between the gate to source voltage, V GS' and V TN"
samples of input signal, VIN. In contrast, when pulse train
From this relationship, it should be apparent that V GS
<P Soff is received by control device 30, control signal, Wes'
comprises the difference between control signal, Wes' and
disables sample switch 25 from capturing samples. While
mimicking the timing sequence of sample signal, <P s , as will 15 input signal, V IN, which may be rephrased as the difference
between the sum of Vesvand VDD, and the input signal, VIN.
be evident from the disclosure hereinbelow, control signal,
As V esv is equal to the sum of V IN and V TH' V GS may
W es ' is distinguishable from the sample signal, <P s, by the
ultimately be expressed as the sum of VDD and V TH' Thus,
voltage levels created by the pulses in the pulse trains <PSon '
the effective difference between V GS and V TH effectively
To realize the functional purpose of control signal, Wes'
20
may be expressed as reference voltage, VDD'
control device 30 comprises a reference voltage source 35
Referring to FIGS. 3(a) and 3(b), a sampling circuit 50
and a control switch 40. Reference voltage source 35, in
having an "on" impedance independent of an input signal
response to receiving pulses from the <PSon pulse train,
and a corresponding timing diagram are illustrated accord
generates a reference voltage VDD' In one embodiment of
ing to a further embodiment of the present invention. Samthe present invention, reference voltage source 35 is realized
by a bootstrap charging device for charging to the reference 25 piing circuit 50 comprises a sampling transistor, Ms , for
capturing and creating samples of the input signal, V IN , and
voltage of sampling device 20 depending on the pulse train
a device for holding each sample, such as a capacitor, C s '
of sample signal <P s. During the reception of pulse train
The samples created of input signal, V IN , are generated in
<P Soff' the bootstrap device is charged up to the reference
response to a sample signal, <Ps.
voltage by a switch, for example, to generate the reference
voltage when pulse train <PSon is received by control device 30
Referring to FIG. 3(b), sample signal, <P s , comprises at
30. Given this functional purpose, in another embodiment,
least two pulse trains, <PSon and <PSoff' In response to pulse
the bootstrap charging device comprises at least one capaci
train <P Son' sampling transistor, M s , is enabled to capture
tor.
samples of input signal, VIN. In contrast, sampling transistor,
Ms , is disabled from capturing samples in response to pulse
Moreover, control device 30 comprises a control switch
35
train <P Soff'
40 for generating a control switch voltage, V esv, in response
to pulse train <PSon ' Control switch voltage, V esv, comprises
In one embodiment of the present invention, sampling
the sum of the input signal received by sampling switch 25
transistor, M s , is a MOS type device. In such an
and a turn "on" or threshold switch voltage, V TH, of switch
arrangement, sampling transistor, Ms , comprises a voltage
25. Threshold switch voltage, V TH, is an intrinsic voltage 40 from its gate to its source, V GS, as well as a threshold
level which sets the boundary as to whether switch 25 is on
voltage, VTH' Threshold voltage, VTH, is a voltage level of
or off such that only when control signal, Wes' is above
the sampling transistor from which a higher voltage value
threshold switch voltage, V TH' sampling switch 25 captures
turns transistor Ms "on," and a lower voltage value turns
a sample of input signal, VIN.
transistor Ms off. Transistor, Ms , moreover, has an "on"
In one embodiment of the present invention, control 45 impedance which mathematically corresponds with the volt
age difference between V GS and VTH in response to pulse
switch 40 comprises a summing device for summing the
train <P Son' However, the values of both V GS and V TH depend
input signal, V IN, and threshold switch voltage, VTH' The
on input signal, VIN.
summing device is further coupled with a mechanism that
enables switch 40 to generate the control switch voltage,
In view of the relationship between input signal, V IN, and
V esv, in response to the pulse train <PSon '
50 both V GS and V TH, a control device 55 is coupled with
sampling transistor, Ms. Control device 55 controls V GS of
Control device 30 further comprises a second summing
sampling transistor, Ms , by generating a control signal. The
device for summing the outputs of the reference voltage
control signal for controlling sampling transistor, Ms , com
source 35 and the control switch 40. This summation of
prises a control circuit voltage.
outputs yields control signal, Wes ' Thus, when the pulse train
<P Son of sample signal, <P s, is received by reference voltage 55
Control device 55 comprises a bootstrap reference voltage
source 35 and the control switch 40, control signal, Wes '
source. In one embodiment of the present invention, the
comprises the sum of control switch voltage, V esv, and the
bootstrap reference voltage source comprises a capacitor,
reference voltage, VDD'
CEOOT' and a series of switches causing the capacitor,
CEOOT' to provide a reference voltage when sample signal,
By the above arrangement of elements, sampling switch
25 receives control signal, Wes' having a modified voltage 60 <Ps , comprises pulse train <P Son '
level from sample signal, <P s, with a substantially similar
Further, control device 55 comprises a control circuit for
timing scheme. In one embodiment of the present invention,
generating the control circuit voltage in response to pulse
sampling switch 25 is realized by a MOS or equivalent type
train <P Son' The control circuit comprises a control transistor,
transistor. Here, the input or gate of such a transistor receives
Me. In one embodiment, control transistor, Me is aMOS
control signal, Wes ' A first output terminal, or source, 65 type device having a drain, source and gate. The source of
receives input signal, VIN. A second output terminal, or
control transistor, M o is coupled with a fixed current source
drain, moreover, generates samples, V OUT' The transistor
60 at a node A. It should be noted that while the drain of
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transistor, Me> is advantageously coupled with reference
In contrast, a switch couples sampling transistor, Ms , to
voltage, VDD' alternatively, a supply voltage for maintaining
control device 55 in response pulse train <PSon ' Pulse train
<P Son couples bootstrap capacitor, C EOOT' to node B.
the operative state of the transistor, Me> may also be
employed.
Moreover, bootstrap capacitor, CEOOT' is decoupled from
Fixed current source 60 functionally maintains the opera 5 the reference voltage source and ground in response pulse
train <P Son'
tional state of transistor, Me> by providing a fixed current
Referring to FIG. 4, a flow chart of a method of making
through node A and the source of transistor, M c . Moreover,
the gate of transistor, Me> is coupled with the output of an
an on impedance of a sampling switch independent of an
operational amplifier 65 at node B. Operational amplifier 65
input signal according to another embodiment of the present
receives as inputs both the input signal, V IN, and the voltage 10 invention is illustrated. The sampling switch comprises a
gate to source voltage, V GS, a threshold voltage, V TH, and an
at node A in response to pulse train <P Son ' A feedback loop
"on" impedance corresponding with the difference between
is created between operational amplifier 65 and transistor,
V GS and V TH' The method comprises a series of steps such
Me> by means of nodes A and B, such that the output of
as the step (100) of providing a reference voltage, VDD' in
operational amplifier 65 at node B drives transistor, Me> and
response to the sample signal. The reference voltage in one
the voltage at node A is VIN. By this configuration, the
control circuit voltage comprises the voltage at node B, in 15 embodiment is created in response to the sample signal by
a bootstrap capacitor.
response to pulse train <PSon ' The voltage at node B com
Following the flow chart, the method comprises the step
prises the sum of input signal, V IN, and the threshold voltage
(105) of generating a control signal in response to the sample
of the transistor, Me> in response to pulse train <PSon'
signal to control the sampling switch. Thereafter, the step
In view of the operation of control circuit in response to
20 (110) of summing the input signal, V IN, and the V TH to
pulse train <P Son' the control signal generated by the control
generate a control circuit voltage is executed in response to
device 55 comprises the sum of the control circuit voltage
the sample signal. This summing step in turn may comprise
created at node B and the reference voltage created by the
the steps (115,120,125, and 130) of receiving the input
bootstrap reference voltage source. The sum of these volt
signal and a feedback loop as inputs to an operational
ages is fed into the gate of sampling transistor, Ms. In so 25 amplifier, receiving an operational amplifier output at a gate
doing, the gate to source voltage, V GS, of sampling
of a control transistor, coupling a drain of the control
transistor, Ms , is equal to the difference between the control
transistor with VDD, and coupling a source of the control
signal and the input signal, VIN. These terms may be
transistor with the feedback loop. An additional summing
simplified by restating the control signal as being the sum of
step (135) is subsequently executed to sum the control
V IN, V TH and VDD, such that the gate to source voltage, V GS, 30 circuit voltage and VDD' It should be noted that the step
(125) of coupling a drain of the control transistor with
may be expressed as the sum of VDD and V TH' The value of
reference voltage, VDD, might alternatively be realized by
the gate to source voltage, V GS, as a function of the sample
signal, <P s , is illustrated in FIG. 3(b).
coupling a supply voltage for maintaining the operative state
of the transistor to its drain.
As stated hereinabove, the mathematical expression for
A differentiating step (140) is then executed for assessing
the "on" impedance is a function of the difference between 35
the difference between the control signal and VIN. In so
the gate to source voltage, V GS, and the threshold voltage,
V TH' of the sampling transistor. Therefore, this difference
doing, V GS of the sampling transistor comprises the sum of
between V GS and V TH, employing the derived values from
VDD and V TH' In so doing, the "on" impedance is indepen
dent of the input signal.
the hereinabove circuit, results in V TH+ VDD- V TH' or simply
VDD' Given that VDD is a stable power supply voltage, the 40
While the particular invention has been described with
"on" impedance of sampling transistor, Ms , is independent
reference to illustrative embodiments, this description is not
of the input signal, VIN.
meant to be construed in a limiting sense. It is understood
It should be noted that it is advantageous in the above
that although the present invention has been described in a
sampling device to select identical threshold voltages, V TH'
preferred embodiment, various modifications of the illustra
for both sampling and control transistors, M s and M c . In so 45 tive embodiments, as well as additional embodiments of the
doing, the derivation of the "on" impedance, generally, and
invention, will be apparent to persons skilled in the art upon
more particularly, the difference between V GS and V TH of
reference to this description without departing from the
spirit of the invention, as recited in the claims appended
the sampling transistor enables the threshold terms to more
efficiently drop out upon performing a circuit analysis.
hereto. Thus, for example, while the present invention
However, variations in the threshold voltages, V TH, for both 50 details a sampling device having an independent "on"
sampling and control transistors, Ms and Me> may be
impedance primarily for use in an analog to digital
compensated for by various means apparent to one of
converter, it should be apparent to one of ordinary skill of its
ordinary skill upon reviewing the instant disclosure.
broader applications such as within a switched-capacitor
filter, for example. Moreover, it should be apparent to one of
As detailed hereinabove, the control circuit and bootstrap
voltage reference source comprise a series of switches to 55 ordinary skill that the present invention may be employed to
create a full differential sampling configuration, wherein at
control sampling transistor, Ms' These switches are best
least two transistors sample the voltage difference between
understood in view of FIG. 3(b). When pulse train <Psoff is
the input signals of both respectively. It is therefore con
generated, a series of switches couple sampling transistor,
templated that the appended claims will cover any such
Ms , to a ground. Moreover, pulse train <P soff decouples
sampling transistor, Ms , from control device 55, and because 60 modifications or embodiments as fall within the true scope
of the invention.
the threshold voltage is not exceeded, transistor, Ms , is
What is claimed is:
turned off such that samples are not captured of the input
1. A sampling device for sampling an input signal in
signal, VIN. During this same period, bootstrap capacitor,
response to a sample signal, the sampling device compris
CEOOT' is coupled between ground and reference voltage
source, and decoupled from the remainder of the control 65 ing:
circuit. Bootstrap capacitor, CEOOT' as a result, charges up to
a sampling transistor for creating samples of the input
the reference voltage during pulse train, <P Soff'
signal in response to the sample signal, the sampling
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transistor having a gate to source voltage, a threshold
voltage, and, an on impedance corresponding with the
difference between the gate to source voltage and the
threshold voltage; and
a control device for controlling the sampling transistor by
generating a control signal in response to the sample
signal, the control device comprising:
a bootstrap reference voltage source for providing a
reference voltage in response to the sample signal;
and
a control circuit for generating a control circuit voltage
in response to the sample signal, the control circuit
voltage comprising the sum of the input signal and
the threshold voltage, the control signal comprising
the sum of control circuit voltage and the reference
voltage, and the gate to source voltage comprising
the difference between the control signal and the
input signal.
2. The sampling device of claim 1, wherein the sampling
transistor is a MOS device and comprises a gate for receiv
ing the control signal, a source for receiving the input signal,
and a drain for creating the samples.
3. The sampling device of claim 2, wherein the control
circuit comprises:
an operational amplifier for generating a node output in
response to receiving the input signal and a feedback
loop as inputs; and
a control MOS transistor having a gate coupled with the
node output, a drain coupled with the reference voltage,
and a source coupled with the feedback loop.
4. The sampling device of claim 3, wherein the control
circuit comprises a fixed current source coupled with the
source of the control MOS transistor and the feedback loop
such that the feedback loop comprises the input signal.
5. The sampling device of claim 4, wherein the bootstrap
reference voltage source comprises a bootstrap capacitor for
charging to the reference voltage in response to the sample
signal.
6. A sampling device for sampling an input signal, the
sampling device comprising:
a sampling switch for creating samples of the input signal,
the sampling switch having a turn on voltage and an
impedance; and
a control device for generating a control signal for con
trolling the sampling switch, the control device comprising:
a reference voltage source for generating a reference
voltage; and
a control switch for generating a control switch voltage,
the control switch voltage comprising the sum of the
input signal and the turn on voltage, and the control
signal comprising the sum of the control switch
voltage and the reference voltage.
7. The sampling device of claim 6, wherein the sampling
switch comprises a first transistor having an input terminal
for receiving the control signal, a first output terminal for
receiving the input signal, and a second output terminal for
creating the samples.
8. The sampling device of claim 7, wherein the control
switch comprises:
an operational amplifier for generating the control switch
voltage, the operational amplifier receiving the input
signal and a feedback loop as inputs; and
a second transistor having an input terminal for receiving
the control switch voltage, a first output terminal
coupled the reference voltage, and a second output
terminal coupled with the feedback loop.

9. The sampling device of claim 8, wherein the second
output terminal of the second transistor is coupled with a
current source such that the feedback loop comprises the
input signal.
10. The sampling device of claim 6, wherein the reference
voltage source comprises a bootstrap charging device for
charging to the reference voltage.
11. A method of making an on impedance of a sampling
switch independent of an input signal, the sampling switch
comprising a gate to source voltage, a threshold voltage, and
an on impedance corresponding with the difference between
the gate to source voltage and the threshold voltage, the
method comprising:
providing a reference voltage in response to the sample
signal;
generating a control signal in response to the sample
signal to control the sampling switch, wherein the step
of generating a control signal comprises:
summing the input signal and the threshold voltage to
generate a control circuit voltage in response to the
sample signal;
summing the control circuit voltage and the reference
voltage to generate the control signal; and
differentiating the control signal from the input signal
to generate the gate to source voltage.
12. The method of claim 11, further comprising the step
of creating samples of the input signal in response to the
sample signal.
13. The method of claim 12, wherein the step of creating
samples of the input signal comprises:
receiving the sample signal at an input of the sampling
switch;
receiving the input signal at a first output terminal of the
sampling switch; and
creating samples at a second output terminal of the
sampling switch.
14. The method of claim 11, wherein the step of summing
input signal and the threshold voltage to generate a control
circuit voltage comprises:
receiving the input signal and a feedback loop as inputs to
an operational amplifier;
receiving an operational amplifier output at a gate of a
control transistor;
coupling a drain of the control transistor with the refer
ence voltage; and
coupling a source of the control transistor with the feed
back loop of the operational amplifier.
15. The sampling device of claim 14, wherein the step of
coupling a source of the control transistor comprises the step
of coupling a current source with the source of the control
transistor such that the feedback loop comprises the input
signal.
16. The method of claim 11, further comprising the step
of charging to the reference voltage in response to the
sample signal.
17. An analog to digital converter for converting an
analog input signal into a digital output signal, the analog to
digital converter comprising:
a sampling device for sampling the analog input signal
and creating output samples, the sampling device com
prising:
a sampling transistor for creating samples of the input
signal in response to the sample signal, the sampling
transistor having a gate to source voltage, a threshold
voltage, and, an on impedance corresponding with
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the difference between the gate to source voltage and
the threshold voltage; and
a control device for controlling the sampling transistor
by generating a control signal in response to the
5
sample signal, the control device comprising:
a bootstrap reference voltage source for providing a
reference voltage in response to the sample signal;
and
a control circuit for generating a control circuit
voltage in response to the sample signal, the 10
control circuit voltage comprising the sum of the
input signal and the threshold voltage, the control

12
signal comprising the sum of control circuit volt
age and the reference voltage, and the gate to
source voltage comprising the difference between
the control signal and the input signal; and
a holding device for holding the output samples;
a quantizing device for quantizing the output
samples; and
an encoding device for encoding the quantized out
put samples.

* * * * *

